Synthworks' Intermediate VHDL for Synthesis and Verification

Schedule
Core Courses
	Comprehensive VHDL Intro (4 Days)

	VHDL Testbenches & Verification (4 Days)

	VHDL Synthesis (4 Days)

Custom Courses
	VHDL Intro for Verilog (1-4 Days)

	Intermediate VHDL for Synthesis (2 Days)

	Advanced VHDL for Synthesis (2 Days)

	Intermediate VHDL (3-5 Days)

	Advanced VHDL (3-5 Days)

	Quick VHDL Intro (2 Days)

VHDL Papers

VHDL Links

Intermediate VHDL for Synthesis and Verification
Intermediate Level. 4 Days: 50% Lecture, 50% Labs

Course Overview
Course materials come from the following core courses:

Intermediate VHDL Coding for Synthesis (2 days)
VHDL Testbenches and Verification (4 days)

Course Outline A full 5 day course is as follows

	Day 1, Synthesis Module Syn1 Synthesis Overview Combinational Logic Registers and Latches UART Transmitter: RTL Code + Statemachine		Day 3, Testbench Module Tb1 Testbench Overview Basic Testbenches Transactions and Subprograms Modeling for Verification VHDL IO
	Day 2, Synthesis Module Syn2 Numeric Types and Packages Arithmetic Logic Comparison and Multiplication Partitioning Synthesis Process		Day 4, Testbench Module Tb2 Lab Review: Testing with subprograms Transaction-Based BFM Execution and Timing Elements of a Transaction-Based BFM
			Day 5, Testbench Module Tb3 Configurations and Simulation Management Subblock to System-Level Tests Creating Tests Modeling RAM

Customization Possibilities

4 Day Class: Syn1, Syn2, Tb1, Tb2
4 Day Class: Syn1, Syn2, Tb1, Tb2
3 Day Class: Syn1, Syn2, Tb1

Note it is also possible to include materials from the Advanced VHDL Coding for Synthesis class.

Intended Audience
The numerous examples in this course make it suitable for a student with limited VHDL. The application focus of this course results in the student being ready for VHDL based ASIC or FPGA design.

Prerequisites
Students taking this course should have working knowledge of digital circuits and prior exposure to VHDL through experience or the course:

Comprehensive VHDL Introduction - 4 days

Follow-On Courses
Students wishing to go beyond what they learned in this course should take:

Advanced VHDL for Synthesis and Verification - 3-5 days

Training Approach
This hands-on, how-to course is taught by experienced hardware designers using a computer driven projector. We prefer and encourage student and instructor interaction. Questions are welcome. Bring problematic code.